Senior CPU Physical Design Engineer
Posted Jun 28 · 0 applicants
Saving, applying or scoring takes a few seconds to set up your free account.
The role in plain words
- B.Sc. or M.Sc. in Electrical or Computer Engineering, or equivalent
- At least 10 years of experience in physical design using industry-standard EDA tools (Cadence/Synopsys)
- Experience executing full physical design flow (synthesis, floorplanning, place and route, CTS, timing closure)
- Experience with verification and sign-off (STA, equivalence, power integrity, LVS/DRC/ERC)
- Experience optimizing designs for power, performance, and area (PPA)
Extracted from the job description · kept up to date automatically
Who this suits
Full job description
Original listing · kept for referenceJob Details
Job Description:
About The Team
We created the Intel High Performance Processor (P-Core), a disruptive technology that enables a broad range of devices from entry PCs to high‑end servers. You will be part of a team participating in the design of a future‑generation high‑performance Intel microprocessor.
In This Role You Will
• Design and deliver high‑performance CPU blocks from RTL to GDS, ready for manufacturing.
• Execute full physical design flow—including synthesis, floorplanning , place and route, CTS, timing closure, power/clock distribution, and reliability, power, and noise analysis.
• Lead verification and sign‑off (STA, equivalence, power integrity, LVS/DRC/ERC, and structural checks) to final convergence.
• Optimize designs for power, performance, and area using industry‑standard EDA tools (Cadence, Synopsys, Mentor, Ansys).
• Contribute to methodology and automation improvements.
• Mentor junior engineers.
Qualifications
• B.Sc. or M.Sc. in Electrical or Computer Engineering, or equivalent.
• At least 10 years of experience in physical design using industry‑standard EDA tools – Using Cadence/Synopsys implementation tools.
Job Type
Experienced Hire
Shift
Shift 1 (Israel)
Primary Location:
Israel, Haifa
Additional Locations:
Israel, Petah-Tikva
Business Group
Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
Questions about this role
- This listing did not state a salary. We only show pay when the employer publishes it.
- B.Sc. or M.Sc. in Electrical or Computer Engineering, or equivalent, At least 10 years of experience in physical design using industry-standard EDA tools (Cadence/Synopsys), Experience executing full physical design flow (synthesis, floorplanning, place and route, CTS, timing closure), Experience with verification and sign-off (STA, equivalence, power integrity, LVS/DRC/ERC), Experience optimizing designs for power, performance, and area (PPA)