דלג לתוכן הראשי

DPU Performance Validation Engineer

NVIDIA AIתל אביב-יפו, מחוז תל אביב, ישראללא צויןFull-timeדרגה: לא צוין

פורסם אתמול · 0 מועמדים

שכר לא צוין במשרה זו

שמירה, הגשה או בדיקת התאמה. פתיחת חשבון חינם לוקחת כמה שניות.

תובנת Willbi
חובה
  • B.Sc. in Electrical Engineering, Computer Engineering, or equivalent
  • 3+ years of experience in ASIC development/validation
  • Strong background in ASIC debug, including reading RTL, analyzing waveforms, and root-causing functional or performance issues
  • Hands-on experience with performance validation and analysis at the system level (die-level or multi-die systems)
  • Proficiency with Python in a Linux environment
יתרון
  • Expertise in performance modeling, traffic generation, or architecture studies
  • Experience with modern interconnects and protocols (e.g., PCIe, Ethernet, CHI)
  • Familiarity with emulation platforms (e.g., Palladium, Veloce, FPGA prototyping)

חולץ מתיאור המשרה · מתעדכן אוטומטית

תיאור המשרה המלא

המשרה המקורית · נשמר לעיון

Job Requisition ID

JR2023305

Job Category

Engineering

Time Type

Full time

We are hiring a skilled DPU Performance Validation Engineer for our DPU product lines. This includes chip architecture performance characterization, debug, and validation across single-die and multi-die systems. Working in the Network Silicon Engineering group, you will be responsible for debugging, analyzing, and validating performance and functional behavior of current and future NVIDIA silicon devices. You will collaborate with Chip Design, Verification, FW, and Architecture teams to ensure successful product development with bold product cycles. The qualified candidate should be comfortable working in Simulation and Emulation environments, with strong skills in RTL-level debug, waveform analysis, and system-level performance root cause analysis.

What You Will Be Doing

• Learn and analyze system-level operation of NVIDIA DPUs

• Debug and root-cause performance issues in pre-silicon environments, across RTL, waveform traces, and multi-die system simulations.

• Collaborate closely with design, verification, architecture, and performance modeling teams to isolate and fix issues.

• Develop and improve validation methodologies for performance experiments and data collection.

• Automate repetitive debug and validation tasks to scale coverage and efficiency.

What We Need To See

• B.Sc. in Electrical Engineering, Computer Engineering, or equivalent

• 3+ years of experience in ASIC development/validation.

• Strong background in ASIC debug, including reading RTL, analyzing waveforms, and root-causing functional or performance issues.

• Hands-on experience with performance validation and analysis at the system level (die-level or multi-die systems).

• Proficiency with Python and C/C++ in a Linux environment.

• Excellent interpersonal skills and ability to work optimally as part of a multi-functional team.

Ways To Stand Out From The Crowd

• Shown expertise in performance modeling, traffic generation, or architecture studies.

• Experience with modern interconnects and protocols (e.g., PCIe, Ethernet, CHI).

• Familiarity with emulation platforms (e.g., Palladium, Veloce, FPGA prototyping).

• Passion for experimental work, data-driven validation, and creative problem solving.

NVIDIA is widely considered to be one of the technology world’s most desirable employers with some of the most forward-thinking, inventive, and hardworking people working here – we need your help to build our future. Are you creative, high-reaching, and love challenges? We want to hear from you!

אודות NVIDIA AI
פרופיל החברה · בקרוב

ביקורות עובדים · בקרובעוד משרות ב-NVIDIA AI

שאלות על המשרה

  • המשרה לא ציינה שכר. אנחנו מציגים שכר רק כשהמעסיק מפרסם אותו.
דומות וקשורות
NVIDIA AI
פורסם אתמול · 0 מועמדים
בדקו את ההתאמה